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Abstract — In this work, a methodology to assess the 
implications on the performance of analog circuits due to the use 
of stacked devices in current nano-scale technologies is 
presented. To evaluate the usage of stacked devices, the 
characteristic curves of transistors implemented with a different 
amount of transistors in stack are obtained and compared to 
those of a single device. The effects of using stacked devices are 
further studied with the implementation of a current mirror and 
the implementation of two different layout topologies, discussing 
their tradeoffs, advantages and drawbacks. Our methodology 
facilitates designers to develop a good understanding of the 
characteristics and limitations of a particular physical design 
before silicon is back for laboratory testing. 
Index Terms — Analog layout, channel modulation, 
interdigitated layout, leakage, stacked devices, stack effect. 
I. INTRODUCTION
In current nano-scale technology processes, one of the 
main challenges in the area of analog circuit design is the 
implementation of high performance circuits using devices for 
digital applications. Reduction of device dimensions and 
power supply voltages, as well as the limitations to define the 
transistor widths (now restricted to discrete values), are 
forcing designers to implement new structures to emulate the 
correct analog behavior [1]. One of the most commonly used 
solutions, but that not deeply studied in nano-scale technology 
processes, consists of using transistors placed in stack. In this 
paper, a methodology to assess the implication on the use of 
stacked devices is presented. The analysis of the effects of 
using stacked arrays of transistors instead of standalone 
transistors is performed by comparing the corresponding 
characteristics curves of the devices. The parameters defined 
for the study include the output resistance of the devices, the 
channel length modulation factor, the leakage current, and the 
propagation delay time. Additionally, we study these effects 
by comparing the responses of a current mirror circuit 
implemented with stacked transistors against the current 
mirror version implemented using single devices. Moreover, a 
study of the physical implementation of arrays of stacked 
devices is presented. 
In [2] we describe the development of a CAD tool to 
accelerate the layout implementation of two analog structures: 
the differential pair and an array of stacked devices. This CAD 
tool facilitates to circuit designers the analysis, test, 
characterization, and optimization of their designs. In the 
present paper, we exploit that CAD tool to parametrically 
generate multiple layout versions of stacked devices, 
analyzing how different implementations affect the 
performance of a specific circuit. Parameters considered for 
the implementation of the layouts are: the number of 
transistors in the array, the dimension of the devices, the 
number of fingers of each component and the selection of one 
of the two possible layout topologies referred before. We also 
compare the different implementations by performing an 
automated parasitic extraction process over each layout. This 
analysis allows a comparison of test performance and the 
identification of tradeoffs between the different stacked 
structures once they are implemented in layout. The 
technology used in this paper is a nanometric Intel process 
smaller than 100nm. 
II.  EFFECTS ON I/V CHARACTERISTICS
As mentioned before, one of the main challenges in 
current nano-scale technology processes is the implementation 
of high performance analog circuits using technologies 
optimized for digital devices. A key limitation lies in the lack 
of flexibility to define the transistors’ width and length. The 
width is limited to a set of discrete values, while transistor’s 
length is normally limited to one single fixed value. Extensive 
research has been done to accurately describe the relationship 
between transistor dimensions and drain current in saturation 
region; e.g, in [3] they propose: 
ܫ݀ = ܫ݀ݏܽݐ =
ߤ0
ሾ1 + 0ܷ( ܸܩܵ − ܸܶ)ሿ ∙
ܥ݋ݔ ܹܮ ( ܸܩܵ − ܸܶ)2
2ܽܭ  (1) 
which includes short channel effects on CMOS devices. From 
(1) it is seen that Id is still proportional to the ratio between the
transistor’s width and length. Since these dimensions are
limited to discrete values in current nano-scale technologies,
the options to achieve a specific analog performance are more
limited. Let Wmin denote the minimum feasible transistor width
and WLmin the ratio between Wmin and the fixed L associated to
the technology. For a specific bias condition, the
corresponding value of Id is denoted as Idmin. In Fig. 1, the
output characteristic curves for devices with different feasible
widths are shown, confirming limited discrete biasing
currents. These curves where obtained from simulating an
NMOS transistor in the above mentioned nanometric
technology process. One of the solutions to increase the
variety of biasing currents is by using transistors placed in
stack. A stack array of N transistors is equivalent to a single
transistor with N times its length [4]. With this it is possible to
change not only the value of the transistor’s width but also its
length, or at least emulate this variation. The options for the
selection of the width and length sizes are still discrete;
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however, this will anyway increase the number of design 
options to achieve a desired performance for analog circuits. 
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Fig. 1. Curves of an NMOS for multiple widths (W) and fixed length (L). 
A. Channel Length Modulation 
Ideally, in saturation region, CMOS transistors should 
behave as ideal voltage-controlled current sources. For a given 
VGS, Id should be constant and independent of VDS. However, 
the effective channel length is actually modulated by VDS, or 
as in current FinFETs technologies also by VGS [5], 
 ܫ݀ = ܫݏܽݐ (1 + ߣ( ܸܩܵ) ∙ ܸܦܵ)  (2) 
where λ is the channel length modulation factor and is 
proportional to the inverse of the channel length. This factor 
typically increases for small devices. In Fig. 2, a comparison 
of the Id curves of CMOS transistors for different W/L ratios 
and for different number of stack devices is shown. In this 
figure we can observe three different groups of curves; for 
each group the W/L ratio is the same, but the values of W and 
the number of stacked devices change. The slope values of 
these curves and the Id value in the saturation region are 
shown in Table I; these values are normalized to the values 
obtained from a transistor of WLmin size; since the inverse of 
this slope represents the output resistance of the transistor, it is 
seen from Table I that the effect of the channel-length 
modulation factor is less important for long-channel 
transistors than for short-channel transistors. In addition, we 
can notice that Id for specific bias conditions is higher when 
the number of stack devices is larger. The use of stack devices 
helps to obtain a better output resistance and smaller losses in 
the Id current. However, this improvement becomes less 
significant as we continue increasing the number of devices in 
stack. 
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Fig. 2. Characteristics curves of a NMOS for multiple W and L values.  
TABLE I.  SLOPES FOR DIFFERENT W/L RATIOS 
Width 
(Wmin) 
Number of 
stack devices 
W/L 
(WLmin) 
Id  
(Idmin) 
Slope 
(Slopemin) 
16 2 8 2.09 12.00 
8 1 8 1.56 1.61 
16 4 4 0.93 0.80 
8 2 4 0.88 0.61 
4 1 4 0.78 0.43 
16 8 2 0.47 0.40 
8 4 2 0.46 0.31 
4 2 2 0.44 0.21 
2 1 2 0.39 0.15 
B. Leakage 
With the continuous scaling of CMOS devices, leakage 
current is becoming a major contributor to the total power 
consumption in a system. Many proposals have been 
developed to reduce its impact. In general, stacked devices 
have smaller leakage than the sum of the leakages consumed 
by all the devices, individually. This is often referred as the 
stack effect: the total leakage current of cascade transistors 
chain decreases as the number of stacked transistor increases 
[6]. In modern deep sub-micron devices, the threshold voltage 
may decrease for longer channels due to the reverse short 
channel effect. Therefore, leakage reduction is less effective, 
but is still a commonly used technique. In Table II, the values 
of leakage current for a different number of stacked devices 
are summarized. These values are also normalized taking as 
reference the leakage current of a WLmin transistor: Ileak_min. It 
is shown that in off state the subthreshold current is 
significantly smaller than for a single device. 
C.  Current Mirror 
In this subsection, the effects of using arrays of stacked 
transistors in a commonly used analog circuit are analyzed. As 
an example, the circuit studied here is a current mirror. Some 
important features of the current mirror are the following: 
a) Relatively high output resistance to keep the output 
current constant regardless of the load conditions.  
b) Relatively low input resistance to keep the input 
current constant regardless of drive conditions. 
c) Output current linearly mirrored: io = Aiii. 
In Fig. 3a the schematic diagram of a current mirror is 
presented. As it is well known, in a simple current mirror, if 
we assume that VDS2 > VGS−VT2, then io can be obtained from 
݅݋
݅݅ = ൬
ܮ1 2ܹ
ܮ2 1ܹ൰ ൬
ܸܩݏ − ܸܶ 2
ܸܩݏ − ܸܶ 1൰
2
൤1 − ߣܸܦܵ21 − ߣܸܦܵ1൨ ൬
ܭ2
ܭ1൰ 
   (3) 
If the transistors are ideally matched, then K1 = K2 and VT1 
= VT2, and if VDS1 = VDS2, then  
  
݅݋
݅݅ = ቀ
ܮ1 2ܹ
ܮ2 1ܹቁ   
 (4) 
Therefore, the sources of error are the difference between 
VDS1 and VDS2 and the mismatch between M1 and M2 [7]. 
In Fig. 3b, the output resistance of a simple current mirror 
is shown, varying the number of transistors placed in stack. It 
is clearly seen from Fig. 3b that channel modulation effects 
are reduced when more transistors in stack are used. In Table 
II, the normalized results, including the matching percentage 
between input and output currents of the circuit, are 
summarized. From here it is confirmed that a better current 
matching is achieved as we increase the number of stacked 
devices. 
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Fig. 3. Simple current mirror: a) schematic diagram; b) curves for the 
output resistance varying the number of stack devices. 
TABLE II.  RESULTS VARYING THE NUMBER OF STACKED DEVICES 
Stack 
devices 
Single device  Current mirror 
Id  
(Idmin) 
Slope 
(Slopemin) 
Leakage 
current 
(Ileak min) 
Delay 
time 
(Delaymin) 
 % 
matching 
Slope 
(Slopemin)
1 1.00 1.00 1.00 1.00  92.094 1.00 
2 0.56 0.38 0.35 2.17  96.315 0.40 
3 0.39 0.21 0.11 2.84  97.484 0.24 
4 0.29 0.13 0.09 3.40  97.840 0.17 
5 0.24 0.09 0.08 3.90  98.380 0.12 
6 0.17 0.07 0.07 4.41  99.107 0.14 
7 0.15 0.05 0.06 4.90  99.310 0.10 
8 0.12 0.04 0.04 5.56  99.780 0.07 
D. Delay Time 
Despite the advantages of using stacked devices, some 
negative effects need to be considered. There is a tradeoff 
between power and delay in the propagation of signals. Due to 
the input load requirement and due to the stacking of devices, 
the drive current of a forced-stack gate will be lower, resulting 
in an increased delay [8]. In Table II, the delay results for the 
propagation of a pulse at the input of an array of stacked 
devices are presented, taking as reference the propagation 
delay through a single WLmin device. It is confirmed from 
Table II that the delay time increases as more elements are 
included in the array. 
III. STACKED DEVICE LAYOUT TOPOLOGIES 
Three different topologies for implementing stacked 
device layout are presented in [2]. Here we consider the first 
two of them, as follows: 
a) Topology A or one shared diffusion. The transistors 
are divided in fingers and are placed one next to each other. 
The source of one transistor is shared with the diffusion of the 
next one. All fingers of one device are placed next to all the 
fingers of the next one.  
b) Topology B or interdigitated layout implementation. 
This topology is used when the transistors are divided in at 
least two fingers; one finger of each transistor is placed next to 
each other, starting from that one on the “top” of the array and 
continuing until one finger of the transistor that is on the 
“bottom”. Then, the order in which the transistor fingers are 
placed is inverted; this process is repeated as many times as 
the number of transistor fingers of the transistor is completed.  
IV. IMPLICATIONS OF LAYOUT TOPOLOGIES  
Here we analyze both layout topologies described above. 
Our analysis is based on two criteria: a) interconnection 
complexity and b) parasitic elements values and area.  
A. Interconnection Complexity 
For argument sake, we consider an array of four-stacked 
devices. If the number of fingers per transistor is one, both 
layout implementations would be equal, including their 
routing. When the number of fingers is larger than two, the 
routing of the topologies will be different: the lengths of the 
interconnections metals are longer in the case of the 
interdigitated layout topology. Furthermore, if the number of 
fingers per transistor increases, the difference in length also 
increases. Similarly, if more transistors are added to the array, 
the length of the interconnections on the interdigitated layout 
topology will be much longer. In addition, more routing tracks 
will be needed. This is illustrated in Fig. 4, where we can also 
see that in the case of one shared diffusion topology, the 
metals used for routing can share tracks, while in the case of 
the interdigitated layout each metal need its own track. As 
more transistors are included in the array, more routing tracks 
will be needed; this will increase the area that is required for 
the layout implementations. As a solution some of the signals 
could be routed using higher metal layers. This will reduce the 
area for the implementation, but the complexity in the layout 
design and the mismatch between the devices increases 
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Fig. 4. Topologies for the layout implementation of an array of stacked 
devices: a) one shared diffusion; b)interdigitated layout. 
B. Parasitic Elements and Area  
In this subsection, layout implementations for arrays of 
stacked devices are compared in terms of their parasitic 
effects. For this we consider circuit arrays from two to four 
devices. The width of each device is six times Wmin. Each of 
these devices could be divided in one, two or three fingers. To 
compare all the possible implementations, the input 
capacitance (inC) and the variation of the cross capacitance 
(CC, the capacitance from the net to the rest of layout 
elements) between the interconnections nodes are obtained. 
These nodes were chosen to analyze how the topologies and 
metal interconnections affect the current flows through this 
path due to differences between the capacitance associated to 
them. In addition, the sum of the capacitances of all these 
nodes and the gate node to VSS (Cvss) are obtained; this 
capacitance is normally associated to leakage effect. This 
value could indicate if some of the implementations have a 
better performance in this regard. Finally, the area of these 
implementations is obtained. Results for all these 
implementations are summarized in Tables III-V. The results 
are normalized with respect to the values obtained from the 
layout implementation of a single device of WLmin dimensions. 
When the number of fingers is one, both implementations 
are equal and these results are the same (see Table III). From 
Table IV we can notice that for the shared diffusion 
implementation, the variation on the parasitic values are 
smaller than for the interdigitated layout; this is due to the 
variations in the lengths of the metals used to interconnect the 
fingers of each transistor. Interdigitated implementations have 
a better device matching than the shared diffusion 
implementations. However, the metal interconnections of this 
topology does not show good matching between them.  
Tables III-V confirm that as more elements are included in 
the layout, more parasitics are generated, deteriorating 
circuits’ performance. Naturally, area increases as more 
elements are included, but the area tends to be larger when 
transistors are divided in fingers (due to the area required for 
routing signals; actually when two fingers are used the area 
increases due to the use of middle dummy devices). However, 
the values of the parasitic elements are smaller when a single 
device is used than when it is divided in fingers. Furthermore, 
the layout connectivity is less complex. Designers should 
consider to use the minimum number of fingers to reduce the 
generation of parasitic elements and the complexity on the 
layout implementation. In Fig. 5 we present a comparison of 
the required layout area when different number of stacked 
devices are used, including also the curve of the slope values. 
It is seen that as the number of stacked devices increases, the 
improvement on the output resistance is less significant, but 
the required area increases almost linearly. 
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Fig. 5.  Comparison of the layout area and output slope for different number 
of stacked transistors varying the number of fingers. 
V. CONCLUSIONS 
In this paper, relevant implications on the use of stacked 
transistors topology were parametrically analyzed. The use of 
stacked transistors increases the number of options for the 
design of modern analog circuits. It also offers additional 
advantages: significant reduction of leakage current (stack 
effect); increase of the output resistance with respect to a 
single device, which is especially useful for more complex 
structures, as it was illustrated with the use of current mirrors. 
However, they also have some drawbacks, such as increased 
propagation delays. In terms of layout topologies, as more 
elements are included: the values of the parasitic elements 
increase, reducing the maximum operating frequency of the 
circuit; the area of the layout increases and the complexity of 
its implementation also increases. Our methodology will help 
designers to consider all these tradeoffs for the optimal 
implementation of their designs before expensive physical 
testing on silicon. 
TABLE III.  LAYOUT RESULTS USING ONE FINGER PER TRANSISTOR 
Stack 
devices 
Share diffusion / Interdigitated layout 
Input Cap 
(ICmin) 
Cap Var. 
(%) 
Cvss 
(Cvss_min) 
Area 
(Amin) 
2 6.00 1.15 46 16.36 
3 6.32 5.28 57 21.14 
4 6.36 1.52 97 31.64 
TABLE IV.  LAYOUT RESULTS USING TWO FINGERS PER TRANSISTOR 
Stack 
devices
Share diffusion  Interdigitated layout 
Input 
Cap 
(inCmin)
Cap 
Var. 
(%) 
Cvss 
(Cvss_min)
Area 
(Amin) 
 Input 
Cap 
(inCmin) 
Cap 
Var. 
(%) 
Cvss 
(Cvss_min)
Area 
(Amin) 
2 6.87 27.09 18.26 30.36  6.91 53.88 21.68 35.36 
3 6.55 25.40 29.42 50.71  7.26 51.59 33.05 63.57 
4 6.87 10.41 42.47 83.21  6.51 19.76 51.95 116.07
TABLE V.  LAYOUT RESULTS USING THREE FINGERS PER TRANSISTOR 
Stack 
devices
Share diffusion  Interdigitated layout 
Input 
Cap 
(inCmin)
Cap 
Var. 
(%) 
Cvss 
(Cvss_min)
Area 
(Amin) 
 Input 
Cap 
(inCmin) 
Cap 
Var. 
(%) 
Cvss 
(Cvss_min)
Area 
(Amin) 
2 9.47 12.75 15.68 25.00  10.38 20.55 13.32 25.76
3 9.63 14.29 18.79 52.50  10.42 16.80 19.11 45.71
4 9.55 11.03 30.05 53.21  11.29 13.07 31.00 66.43
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